

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 9, September 2016

# A Short Channel Double Gate MOSFET Model

P. Goutham<sup>1</sup>, Dr.S.P. Venu Madhava Rao<sup>2</sup>

PG Research Scholar, Dept. of ECE, Sreenidhi Institute of Science and Technology, Hyderabad, TS, India<sup>1</sup>

Professor and Head, Dept. of ECE, Sreenidhi Institute of Science and Technology, Hyderabad, TS, India<sup>2</sup>

**ABSTRACT**: There are several effects when the size of the transistor decreases and it challenges the limits of Si CMOS planar process technologies. The leakage current is one of the most important side effects of reduction in the size of the transistor. The scaling of the transistor involves the reduction in the Threshold Voltage, Channel Length and Gate Oxide thickness. This requires change from planar technology to 3-D transistor structures. Some solutions to these short channel effects are the use of new materials which have high – k and the design of new transistor models like FinFET double Gate devices. This paper presents new models of Double Gate FET with different high-k materials and Gate structures are developed and analyzed. The results indicated the improvement in the transistor performance in certain parameters.

KEYWORDS: Double Gate MOSFET, high-k materials, FinFET, Al Gate, leakage current.

#### I. INTRODUCTION

The integrated circuits (IC's) were invented in the year 1959 which eventually led to the birth and development of modern semiconductors industry. The IC's have enabled the development of new functional devices and gadgets that improved the way the world lives. In 1965 Gordan Moore predicted that the number of transistors per chip would quadruple every three year – famously know as Moore's law. Several new models, methods and materials have been introduced to continue the transistor road map for nodes from 90 nm to 14 nm or less.

It was a straight forward and inexpensive effort to migrate from one node to another node till the 14 nm node is reached. The foundry vendors introduced FinFET transistors from this node. In order to overcome lithography and performance gain challenges, new device structure for next generation technologies is used such as Silicon on Insulator(SOI) MOSFET and double gate (DG) MOSFET(to name a few). Double gate MOSFET is a type of FinFET device and provides significant advantages over the existing transistor designs [2]. Double gate FinFET is a promising candidate because of its quasi-planar structure, excellent roll-off characteristics and drive current. Also these are close to the present technology in terms of layout and fabrication techniques used to fabricate the MOSFET's [4].

Some main advantages of FinFET are:

- Reduced channel and gate leakage currents.
- Use of high –k materials to overcome tunneling.

#### **II. DOUBLE GATE FET**

The FinFET device consists of a thin silicon body, the thickness of which is denoted by  $T_{Si}$ , wrapped by gate electrodes. The current flows parallel to the wafer plane, whereas the channel is formed perpendicular to the plane of the wafer [5]. Due to this reason, the device is termed quasi-planar. The independent control of the front and back gates of the FinFET is achieved by etching away the gate electrode at the top of the channel.



(An ISO 3297: 2007 Certified Organization)

## Vol. 5, Issue 9, September 2016



Figure 1: Double Gate MOSFET

This is shown in Figure 1. The presence of double gate provides electrostatic control over the channel in which the drain field line cannot effect or disturb the channel and it significantly reduces the short channel effects. In this design the Leakage current is reduced as the second gate acts like the substrate [6]. The Double Gate FET's (DG-FETs) are of smaller dimension as compared to the bulk type of transistors. The body in this transistor is left un-doped because this enhances the mobility ion transfer characteristic. This design also removes the drawback present in the present conventional model.

#### **III. DEVICE DESIGN AND SIMULATION**

This paper presents a modified and effective design of 45 nm Rectangular Double Gate FET (DG FET) and Curved Double Gate FET. Here high-k materials with relative dielectric greater than 4 are used to reduce the leakage current and to increase the performance of the device. Some of the high-k materials used with Al as Gate are  $Al_2O_3$  and  $HfO_2$ ,  $ZrO_2$ ,  $TiO_2$ . These material changes have been found to improve the performance after scaling.

The Table 1 shows the properties of various materials used in the design of DG FET. As seen the relative dielectric values are generally more than 4 and up to a value of 80 for  $TiO_2$ . Also the Table details the comparison of several other electrical properties like thermal conductivity, electrical conductivity, specific heat and density.

Table 1:Specifications of High-k dielectric Materials									
	SiO <sub>2</sub>	Al <sub>2</sub> O <sub>3</sub>	HfO <sub>2</sub>	ZrO <sub>2</sub>	TiO <sub>2</sub>				
Relative dielectric	3.90	9	25	24	80				
Thermal Conductivity (W/mk)	1.38e+00	2.80E+01	2.20E+01	2.00E+00	7.4				
Electrical Conductivity (S/m)	1.00E-15	1.00E-17	1.00E-12	3.16E-11	1.00E-13				
Specific Heat (J/kg K)	7.09E+02	7.96E+02	2.61E+02	4.50E+02	6.90E+02				
Density (kg/m <sup>3</sup> )	2.20E+03	3.90E+03	9.68E+03	5.68E+03	4.95E+03				

As shown in Figure 1 & 2 the Source and Drain made up of Silicon material and Gate is made up of Al material. The use of Al as Gate material it reduces the tunneling current through base and increases the current from Source to Drain. Since the gates are independent, it provides a better control in the variation of threshold voltage can be obtained.



Figure 2: Curved DG MOSFET

The use of High-k material provides good electrical stability, and the amount of charge trapped in the high-k materials remain at a low level even after extended operation of a transistor. The material used should be scalable as it provides



(An ISO 3297: 2007 Certified Organization)

## Vol. 5, Issue 9, September 2016

an acceptable level of electron and hole mobility even at reduced thickness. The MOSFET's using high-k materials can be used as high performance semiconductor devices.

As the leakage current increases, the thickness of the Gate Oxide material has to be increased to reduce these currents. An alternative method to increase Gate Capacitance is replacing the relative dielectric constant of the material Silicon Dioxide with a relatively high-k dielectric material. This will allow the use of thicker dielectric Gate layer which can be used to reduce the leakage current through the structure.

In FinFETs drain-conductance,  $g_d$ , is the change in the drain current divided by the change in the Gate to Source voltage with a constant Drain to Source voltage.

The sub-threshold swing (SS) of a device is defined as the change in gate voltage which must be applied in order to create a one decade increase in the output current.

The Table 2 shows the values of the Drain conductance and sub-threshold swingof rectangular and curved double gate MOSFET for different high-k dielectric materials.

Table 2: g <sub>d</sub> and SS of Rectangular and Curved DG MOSFET									
Туре	k	Rectangle Gate		Curved Gate					
		$g_{d}$	SS	g <sub>d</sub>	SS				
SiO <sub>2</sub>	3.9	0.000143	-3.2E-05	0.000222	-0.000161				
Al <sub>2</sub> O <sub>3</sub>	9	0.000121	-2.7E-05	0.000160	-3.5409E-05				
HfO <sub>2</sub>	25	0.000155	-3.4E-05	0.000401	-0.000291				
ZrO <sub>2</sub>	24	0.000111	-2.5E-05	0.000284	-0.000206				
TiO <sub>2</sub>	80	0.000158	-3.5E-05	0.000436	-0.000316				

#### IV. RESULTS AND DISCUSSION

The electrical characteristics of the DG MOSFETs were simulated by varying the device parameters. The device parameters used are: channel length L = 45nm, Silicon thickness  $t_{Si} = 30$ nm, equivalent Gate Oxide thickness  $t_{ox} = 2$ nm,  $L_{sd} = 50$ nm, doping concentration of the silicon channel  $N_A = 10^{16}$  cm<sup>3</sup>, doping concentration of the Source and Drain contact regions  $N_D = 10^{20}$  cm<sup>3</sup> and mid-gap metal gate with work-function of 4.28 eV. The lateral length of the Source and Drain contacts were considered small (all most zero) to avoid the influence of the series resistance on the Current–Voltage characteristics. The impact of high-k materials on the performance of DG MOSFET on both rectangular and curved gate types is studied.

It has been observed that the curved DG MOSFET has more control over the device characteristics than the regular rectangular DG MOSFET. The Curved Gate structure of the DG MOSFET showed improvement in the Drain conductance (g<sub>d</sub>), early voltage and higher drive current. The simulation results proved that use of high-k materials in DG MOSFETs has significantly reduced the leakage current and has given better controllability.



(An ISO 3297: 2007 Certified Organization)

### Vol. 5, Issue 9, September 2016



Figure 3:  $I_D$ -V<sub>G</sub> of rectangular DG MOSFET (with Al-gate, V<sub>GB</sub>=0.5V, l=45nm, t=2nm, N<sub>D</sub>=2\*10<sup>20</sup>cm<sup>3</sup>, L<sub>sd</sub>=50nm, t<sub>ch</sub>=30nm, at V<sub>D</sub>=1V)

Figure 3 and Figure 4 shows  $I_D$ - $V_G$  curves of rectangular and curved DG MOSFET for different high-k dielectric materials. From the graph we can infer that for the same gate voltage there is an increase in drain current for different high-k dielectric materials. The curved double gate FET (Figure 4) drives the drain current to a higher value compared to the rectangular double gate FET.



Figure 4:  $I_D$ -V<sub>G</sub> of curved DG MOSFET (with Al-Gate, V<sub>GB</sub>=0.5V, l=45nm, t=2nm, N<sub>D</sub>=2\*10<sup>20</sup> cm<sup>-3</sup>, L<sub>SD</sub>=50nm, t<sub>ch</sub>=30nm, at V<sub>D</sub>=1V)

As the gate voltage increases, higher electron density is formed in channel due to increase in the local electric field along the position of the channel. In the DG FET movements of ions are more due to the potential applied from two gate terminals because of the lower resistance of the channel.



Figure 5:  $I_D$ - $V_D$  of rectangular DG MOSFET (with Al-Gate,  $V_{GB}$ =0.5V, l=45nm, t=2nm,  $N_D$ =2\*10<sup>20</sup>cm<sup>-3</sup>,  $L_{SD}$ =50nm,  $t_{ch}$ =30nm, at  $V_D$ =1V)

Figure 5 and Figure 6 shows  $I_D$ - $V_D$  curves of rectangular and curved DG MOSFET for different high-k dielectric materials. The subthreshold leakage current ( $I_{off}$ ) decreases and the  $I_{on}$  current increases with increase in dielectric constant.



(An ISO 3297: 2007 Certified Organization)

## Vol. 5, Issue 9, September 2016



Figure 6:  $I_D$ - $V_D$  of curved DG MOSFET (with Al-Gate,  $V_{GB}$ =0.5V, l=45nm, t=2nm,  $N_D$ =2\*10<sup>20</sup>cm<sup>-3</sup>,  $L_{SD}$ =50nm,  $t_{ch}$ =30nm, at  $V_D$ =1V)

From the Figure 5 and Figure 6 the drain current is high for curved double gate FET compared to the rectangular double gate FET. From the graph we can infer that for the same drain voltage there is an increase in drain current for different high-k dielectric materials.

#### V. CONCLUSION

Curved and rectangular Double gate FinFET is designed for various gate dielectrics instead of SiO2 possible high-k materials are  $Al_2O_3$  (k~9), HfO<sub>2</sub>/ZrO<sub>2</sub> (k~25), TiO<sub>2</sub> (k~80) are used. The device performance is analyzed by replacing the SiO<sub>2</sub> with various high-k materials and the characteristics are analyzed for both rectangular and curved DG MOSFET. The curved DG MOSFET shows improved drain-conductance, early voltage and higher drive current. The simulation results prove that use of high-k materials in DG MOSFETs reduces the Off current and gives better controllability.

#### REFERENCES

- Jae Hur, Dong-Il Moon, Ji-Min Choi, Myeong-Lok Seol, Ui-Sik Jeong, Chang-Hoon Jeon, and Yang-Kyu Choi, "A Core Compact Model for Multiple-Gate Junctionless FETs" IEEE, vol. 62, no. 7, pp. 2285 – 2291, 2015.
- [2] Suhas N. Yadav, M. S. Jadhav "MULTIPLE GATE FIELD-EFFECT TRANSISTORS FOR FUTURE CMOS TECHNOLOGIES" IJRET: International Journal of Research in Engineering and Technology, vol. 3, no. 2, pp. 542-547, Feb-2014.
- [3] Ravi Shankar, Gaurav Kaushal, Satish Maheshwaram, Sudeb Dasgupta, and S. K. Manhas, "A Degradation Model of Double Gate and Gate-All-Around MOSFETs With Interface Trapped Charges Including Effects of Channel Mobile Charge Carriers" IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, vol. 14, no. 2, pp. 689-697, JUNE 2014.
- [4] Neha Sharan and Santanu Mahapatra, "A Short-Channel Common Double-Gate MOSFET Model Adapted to Gate Oxide Thickness Asymmetry" IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 61, no. 8, pp. 2732-2737, AUGUST 2014.
- [5] Flavia Princess Nesamani, Rijo.P.C, "Performance Analysis of FinFET Device at 60nm" International Journal of Engineering Trends and Technology, vol. 4, no. 3, pp. 319-321, 2013.
- [6] Byeong-Woon Hwang, Ji-Woon Yang, "Explicit Analytical Current–Voltage Model for Double-Gate Junctionless Transistors" IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 62, no. 1, pp. 171-177, JANUARY 2015.
- [7] Kyong Taek Lee, "Technology Scaling on High-K & Metal-Gate FinFET BTI Reliability" Published in: Reliability Physics Symposium (IRPS), 2013 IEEE International. Date of Conference: 14-18, pp. 2D.1.1 - 2D.1.4, APRIL 2013.
- [8] Singh S. "Leakage current reduction using modified gate replacement technique for CMOS VLSI circuit" Published in: Communications, Devices and Intelligent Systems (CODIS), 2012 IEEE International Conference Date of Conference: 28-29, pp. 464 – 467, 2012.
- [9] A. Muttreja, N. Agarwal, and N. K. Jha, "CMOS logic design with independent-gate FinFETs," in Proc. IEEE Int. Conf. Computer Design, pp. 560-567, 2007.
- [10] Farzan Jazaeri, Lucian Barbut, and Jean-Michel Sallese," Generalized Charge-Based Model of Double-Gate Junctionless FETs, Including Inversion", IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 61, no. 10, pp. 3553- 3557, OCTOBER 2014.
- [11] Thomas Holtij, Michael Graef, Franziska Marie Hain, and Alexander Kloes," Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs", IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 61,no. 2, pp. 288 - 299, Feb 2015.
- [12] Thomas Holtij, Michael Graef, Franziska Marie Hain, and Alexander Kloes," Computational Study of Effects of Surface Roughness and Impurity Scattering in Si Double-Gate Junctionless Transistors", IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 62, no. 4, pp. 1255 – 1261, April 2015.